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I. INTRODUCTION
At present the requirements for A/D converter circuits are rapidly increasing. Many applications demand both a multi-megahertz conversion rate and a linearity beyond 10 bit. An approach to achieve this, is to combine multistep and pipelining techniques. Here the effect of comparator inaccuracy can easily be eliminated by incorporating some redundancy in the decision circuit. A successful algorithm is the redundant signed digit (RSD) technique [1] , [2] . However, linearity still remains limited due to component mismatch. Several methods to overcome this problem have been presented. One strategy is to provide the circuit with a self-calibration capability (e.g., [3] - [7] ). This approach has the disadvantage that usually a significant amount of additional hardware is required. Also the need for periodic recalibration may be a disadvantage to the user. Other techniques use analog error averaging [8] , [9] . These methods require a considerable increase in analog circuitry. Here a new digital error averaging technique is proposed. On the analog side, merely a few additional switches are introduced. Only one digital addition is needed for the error averaging. Therefore this method is suitable when high resolution combined with small chip area and power consumption are desired. However, this is achieved by halving the conversion speed, as will be seen in Section III.
In [10] another correction technique which allows a compact implementation, is introduced. Just like our new approach, it does not require a calibration cycle. While that method, however, does not halve the conversion speed, it corrects only differential nonlinearity, whereas the digital error averaging technique corrects both differential and integral nonlinearity.
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Publisher Item Identifier S 1057-7130(98)06701-9. (1) Through successive application of (1) we can rewrite the input voltage of the pipeline V 0 as
Now the conversion result CR equals
III. DIGITAL ERROR-AVERAGING
In a practical implementation the C I and C F of the ith stage have a mismatch "i:
and therefore in the real converter:
Let us now assume that the linearity of the uncorrected pipelined A/D converter is limited to n bits due to capacitor mismatch. We will consider an N = m + n bit pipelined A/D converter. 
Here the error contribution has exactly the opposite sign as in (6) . This can be understood from (4). Indeed, interchanging the role of CI and CF corresponds to replacing (1 + "i) with (1 + "i) 01 . Since only first order terms in "i are considered, this is equivalent with replacing "i with 0"i. 
Now we have the digital averaged conversion result CR:
Comparing this with (10) we see that the effect of capacitor mismatch in the first m stages is eliminated. The effect of mismatch in the n tail stages remains but is reduced by the total gain of the preceding stages. Summarizing, the corrected pipeline operates at the same clock frequency as the uncorrected pipeline but at half its sampling rate. Now, four clock phases are needed instead of two: two for the straight conversion and two for the opposite error generation and conversion. From (11) it is also clear that only one supplementary addition is required. The division by two can be implemented by simply truncating the last bit. However, this introduces a truncation error, however.
IV. ACCURACY CONSIDERATIONS
In the previous section, we have concluded that the error contribution of terms of first order in the capacitor mismatch has been eliminated. However, in (6)-(10) the contribution of second order terms was neglected. Since n-bit matching means that the " i 2 0n , second order terms will have a magnitude of 2 02n . This means that at most about 2n-bit performance can be obtained with this technique. Therefore, we can conclude that the number of corrected stages m should not be larger than n. A more stringent condition on the number of stages that can be corrected, comes from the fact that V 00 In an actual circuit implementation not only capacitor mismatch will limit the performance of the converter. Also finite operational amplifier gain, charge injection from the switches and noise will reduce the achievable resolution. The finite-gain effect can only be eliminated by the use of high gain opamps, while noise and charge injection should be tackled through sound analog design.
V. SIMULATIONS
In order to verify these theoretical results, a fully differential behavioral model of the A/D converter was implemented. Several simulations were performed for various values of capacitor matching and comparator offsets. All simulations were in full agreement with the previous discussion.
As an example typical INL results are plotted for a 14-bit converter without [ Fig. 2(a) ] and with [ Fig. 2(b) ] error-averaging. Capacitor mismatch was set arbitrarily to 60.4% corresponding to n = 8 bit matching. The number of corrected stages m was taken equal to 6.
Comparator offsets were 6V ref =10. The division by two of (11) is done by truncation. It can be seen that the INL is improved by a factor of more that 16.
VI. CONCLUSION
In this paper a new digital error-averaging approach for pipelined A/D conversion is presented. Compared to the conventional circuit, the new method requires very little extra circuitry. Only the hardware to perform the addition of (10) is needed. That can be achieved with one digital adder and n latches. This allows a very compact implementation. However the conversion speed is halved. Therefore, this technique is most suitable when moderately high speed combined with high resolution and small chip area are required.
